|
|
typedef modm::Configuration< RegBankSel_t, BankSel, Bit2|Bit1|Bit0 > | BankSel_t |
| |
|
typedef modm::Configuration< DeviceConfig_t, DataMode, Bit4 > | DataMode_t |
| |
|
typedef modm::Configuration< DeviceConfig_t, SoftResetConfig, Bit0 > | SoftResetConfig_t |
| |
|
typedef modm::Configuration< DriveConfig_t, SlewRate, Bit2|Bit1|Bit0, 3 > | I2cSlewRate_t |
| |
|
typedef modm::Configuration< DriveConfig_t, SlewRate, Bit2|Bit1|Bit0, 0 > | SpiSlewRate_t |
| |
|
typedef modm::Configuration< FifoConfig_t, FifoMode, Bit7|Bit6 > | FifoMode_t |
| |
|
typedef modm::Configuration< IntfConfig0_t, UiSifsCfg, Bit1|Bit0 > | UiSifsCfg_t |
| |
|
typedef modm::Configuration< IntfConfig1_t, ClkSel, Bit1|Bit0 > | ClkSel_t |
| |
|
typedef modm::Configuration< PwrMgmt0_t, GyroMode, Bit3|Bit2 > | GyroMode_t |
| |
|
typedef modm::Configuration< PwrMgmt0_t, AccelMode, Bit1|Bit0 > | AccelMode_t |
| |
|
typedef modm::Configuration< GyroConfig0_t, GyroFs, Bit2|Bit1|Bit0, 5 > | GyroFs_t |
| |
|
typedef modm::Configuration< GyroConfig0_t, GyroOdr, Bit3|Bit2|Bit1|Bit0 > | GyroOdr_t |
| |
|
typedef modm::Configuration< AccelConfig0_t, AccelFs, Bit2|Bit1|Bit0, 5 > | AccelFs_t |
| |
|
typedef modm::Configuration< AccelConfig0_t, AccelOdr, Bit3|Bit2|Bit1|Bit0 > | AccelOdr_t |
| |
|
typedef modm::Configuration< GyroConfig1_t, TempFiltBw, Bit2|Bit1|Bit0, 5 > | TempFiltBw_t |
| |
|
typedef modm::Configuration< GyroConfig1_t, GyroUiFiltOrd, Bit3|Bit2 > | GyroUiFiltOrd_t |
| |
|
typedef modm::Configuration< GyroConfig1_t, GyroDec2M2Ord, Bit1|Bit0 > | GyroDec2M2Ord_t |
| |
|
typedef modm::Configuration< GyroAccelCongfig0_t, UiFiltBw, Bit3|Bit2|Bit1|Bit0, 4 > | AccelUiFiltBw_t |
| |
|
typedef modm::Configuration< GyroAccelCongfig0_t, UiFiltBw, Bit3|Bit2|Bit1|Bit0, 0 > | GyroUiFiltBw_t |
| |
|
typedef modm::Configuration< AccelConfig1_t, AccelUiFiltOrd, Bit3|Bit2 > | AccelUiFiltOrd_t |
| |
|
typedef modm::Configuration< AccelConfig1_t, AccelDec2M2Ord, Bit1|Bit0 > | AccelDec2M2Ord_t |
| |
|
typedef modm::Configuration< ApexConfig0_t, DmpOdr, Bit1|Bit0 > | DmpOdr_t |
| |
|
typedef modm::Configuration< SmdConfig_t, SmdMode, Bit1|Bit0 > | SmdMode_t |
| |
|
typedef modm::Configuration< FsyncConfig_t, FsyncUiSel, Bit2|Bit1|Bit0, 4 > | FsyncUiSel_t |
| |
|
typedef modm::Configuration< IntConfig0_t, UiDrdyIntClear, Bit5|Bit4 > | UiDrdyIntClear_t |
| |
|
typedef modm::Configuration< IntConfig0_t, FifoThsIntClear, Bit3|Bit2 > | FifoThsIntClear_t |
| |
|
typedef modm::Configuration< IntConfig0_t, FifoFullIntClear, Bit3|Bit2 > | FifoFullIntClear_t |
| |
|
using | Register_t = FlagsGroup< RegBankSel_t, DeviceConfig_t, DriveConfig_t, IntConfig_t, FifoConfig_t, SignalPathReset_t, IntfConfig0_t, IntfConfig1_t, PwrMgmt0_t, GyroConfig0_t, AccelConfig0_t, GyroConfig1_t, GyroAccelCongfig0_t, AccelConfig1_t, TmstConfig_t, ApexConfig0_t, SmdConfig_t, FifoConfig1_t, FsyncConfig_t, IntConfig0_t, IntConfig1_t, IntSource0_t, IntSource1_t, IntSource3_t, IntSource4_t, SelfTestConfig_t > |
| |
|
| enum | Register : uint16_t |
| |
| enum | RegBankSel : uint8_t |
| | REG_BANK_SEL reset value is 0x00.
|
| |
| enum | BankSel : uint8_t |
| |
| enum | DeviceConfig : uint8_t |
| | DEVICE_CONFIG reset value is 0x00.
|
| |
| enum | DataMode : uint8_t |
| |
| enum | SoftResetConfig : uint8_t |
| |
| enum | DriveConfig : uint8_t |
| | DRIVE_CONFIG reset value is 0x05.
|
| |
| enum | SlewRate : uint8_t |
| |
| enum | IntConfig : uint8_t |
| | INT_CONFIG reset value is 0x00.
|
| |
| enum | FifoConfig : uint8_t |
| | FIFO_CONFIG reset value is 0x00.
|
| |
| enum | FifoMode : uint8_t |
| |
| enum | IntStatus : uint8_t |
| | INT_STATUS reset value is 0x10.
|
| |
| enum | IntStatus2 : uint8_t |
| | INT_STATUS2 reset value is 0x00.
|
| |
| enum | IntStatus3 : uint8_t |
| | INT_STATUS3 reset value is 0x00.
|
| |
| enum | SignalPathReset : uint8_t |
| | SIGNAL_PATH_RESET reset value is 0x00.
|
| |
| enum | IntfConfig0 : uint8_t |
| | INTF_CONFIG0 reset value is 0x30.
|
| |
| enum | UiSifsCfg : uint8_t |
| |
| enum | IntfConfig1 : uint8_t |
| | INTF_CONFIG1 reset value is 0x91.
|
| |
| enum | ClkSel : uint8_t |
| |
| enum | PwrMgmt0 : uint8_t |
| | PWR_MGMT0 reset value is 0x00.
|
| |
| enum | GyroMode : uint8_t |
| |
| enum | AccelMode : uint8_t |
| |
| enum | GyroConfig0 : uint8_t |
| | GYRO_CONFIG0 reset value is 0x06.
|
| |
| enum | GyroFs : uint8_t |
| |
| enum | GyroOdr : uint8_t |
| |
| enum | AccelConfig0 : uint8_t |
| | ACCEL_CONFIG0 reset value is 0x06.
|
| |
| enum | AccelFs : uint8_t |
| |
| enum | AccelOdr : uint8_t |
| |
| enum | GyroConfig1 : uint8_t |
| | GYRO_CONFIG1 reset value is 0x16.
|
| |
| enum | TempFiltBw : uint8_t |
| |
| enum | GyroUiFiltOrd : uint8_t |
| |
| enum | GyroDec2M2Ord : uint8_t |
| |
| enum | GyroAccelCongfig0 : uint8_t |
| | GYRO_ACCEL_CONFIG0 reset value is 0x11.
|
| |
| enum | UiFiltBw : uint8_t |
| |
| enum | AccelConfig1 : uint8_t |
| | ACCEL_CONFIG1 reset value is 0x0D.
|
| |
| enum | AccelUiFiltOrd : uint8_t |
| |
| enum | AccelDec2M2Ord : uint8_t |
| |
| enum | TmstConfig : uint8_t |
| | TMST_CONFIG reset value is 0x23.
|
| |
| enum | ApexConfig0 : uint8_t |
| | APEX_CONFIG0 reset value is 0x82.
|
| |
| enum | DmpOdr : uint8_t |
| |
| enum | SmdConfig : uint8_t |
| | SMD_CONFIG reset value is 0x00.
|
| |
| enum | SmdMode : uint8_t |
| |
| enum | FifoConfig1 : uint8_t |
| | FIFO_CONFIG1 reset value is 0x00.
|
| |
| enum | FsyncConfig : uint8_t |
| | FSYNC_CONFIG reset value is 0x10.
|
| |
| enum | FsyncUiSel : uint8_t |
| |
| enum | IntConfig0 : uint8_t |
| | INT_CONFIG0 reset value is 0x00.
|
| |
| enum | UiDrdyIntClear : uint8_t |
| |
| enum | FifoThsIntClear : uint8_t |
| |
| enum | FifoFullIntClear : uint8_t |
| |
| enum | IntConfig1 : uint8_t |
| | INT_CONFIG1 reset value is 0x10.
|
| |
| enum | IntSource0 : uint8_t |
| | INT_SOURCE0 reset value is 0x10.
|
| |
| enum | IntSource1 : uint8_t |
| | INT_SOURCE1 reset value is 0x00.
|
| |
| enum | IntSource3 : uint8_t |
| | INT_SOURCE3 reset value is 0x00.
|
| |
| enum | IntSource4 : uint8_t |
| | INT_SOURCE4 reset value is 0x00.
|
| |
| enum | SelfTestConfig : uint8_t |
| | SELF_TEST_CONFIG reset value is 0x00.
|
| |